NAND Gate as universal gate (part 2)

What is the min. number of 2 input NAND gates req for implementing x’yz? Can anyone please help?